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Introduction
1 Introduction
7. 1 Microelectronic Engineering Education at Rochester Institute
of Technology
Rochester Institute of Technology (RIT) is a world-renowned institution for
microelectronics engineering education1. It is the only school in the United
States of America to offer an Accreditation Board for Engineering and
Technology accredited Bachelor of Science degree in Microelectronic
Engineering. RIT also offers the Masters of Engineering, and Masters of Science
degrees in Microelectronics Manufacturing Engineering. The programs provide
the broad interdisciplinary background in chemical, electrical and computer
engineering, materials science, physics, solid-state electronics, optics, applied
math, statistics, and imaging science needed for entry into the semiconductor
industry through classroom instruction and hands-on experience in the design
and manufacture of integrated circuits. These programs also prepare students to
work in emerging technologies such as Nanotechnology and
Microelectromechanical Systems (MEMS)2.
1.2 Semiconductor & Manufacturing Fabrication Laboratory
The Semiconductor & Microsystems Fabrication Laboratory (SMFL) is
RIT's 15,000 square feet of class 1000, 100, 10 cleanroom. It is an integral part
of RIT's initiative in microsystems and provides processing resources and
technical expertise in the design and development of microsystems te for
industrial and academic customers. The SMFL mission encompasses education,
research and industrial partnership. A mission of SMFL is to become the choice
organization for applied solutions in microsystems design, process development,
microsystems integration, and prototype fabrication3.
1.3 Motivation
Development of a microsystem that provides accurate real-time Thermal
Actuator (TA) deflection measurements as well as provides long-term deflection
cycle trends could be beneficial to the TA field. TA deflection measurements
have been done by visual inspection to date. A worst-case estimate for the
accuracy of visually reading the deflection is 0.5 u.m4.
Microsystems present integration problems. The integration of
Microelectromechanical devices (MEMD) and solid-state devices (SSD) had
never been attempted at RIT and I wanted to be the first to successfully integrate
MEMD and SSD at RIT. My project demonstrates some of SMFL's capability for
microsystems design, process development, microsystems integration, and
prototyping to both internal and external users.
1.4 Completed Work
I proposed to design, develop a fabrication process, fabricate, and test a
microsystem that integrate a polycrystalline silicon (polysilicon) TA with a
photodiode. The microsystem uses a photodiode as a position sensor to provide
real-time TA deflection measurements. The process flow simulation was
accomplished using Silvaco Athena Process Simulator as a part of the design
process. Various polysilicon TA's were fabricated exclusively in the SMFL in
order to verify the effects of the design parameters. The design parameters are
the length and width of the Hot Arm. The microsystem design, created using
Mentor Graphics IC layout editor, incorporated test structures to aid in the
analysis of the structures and photodiodes. The design did not incorporate on-
chip signal amplification. The fabrication process incorporated standard
integrated circuit (IC) technologies, processes, and standard surface-
micromachining processes. Optical and Scanning Electron Microscope (SEM)
photographs of the devices were taken after important processing steps. Tests
included actuator position determination via photodiode current, maximum
deflection, photodiode current-voltage characteristics, and TA cyclic fatigue.
Video of the electrical testing was taken.
1.5 Document Outline
The remaining chapters of this document cover the pertinent points of my
work.
Chapter 2: Literature Review
Chapter 3: Materials and Apparatus
Chapter 4: Method of Procedure
Chapter 5: Results
Chapter 6: Discussion
Chapter 7: Conclusions
Chapter 1 References
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Chapter 2
Historical Review
2 Historical Review
2. 1 Microelectromechanical Systems
In 1954 C.S. Smith discovered that silicon could sense pressure better
than metal. In 1961 it was conceptualized that silicon pressure sensors could be
made using standard IC process. The following year researchers at Honeywell
created a silicon pressure sensor and the world's first micromachine1. It was the
start of the Microelectromechanical Systems (MEMS) revolution.
2.1.1 Vision for Microelectromechanical Systems
"Imagine a machine so small that it is imperceptible to the human eye.
Imagine working machines with gears no bigger than a grain of pollen.
Imagine these machines being batch fabricated tens of thousands at a
time, at a cost of only a few pennies each. Imagine a realm where the
world of design is turned upside down and the seemingly impossible
suddenly becomes easy. A place where gravity and inertia are no longer
important, but the effects of atomic forces and surface science dominate.
Welcome to the microdomain, a world now occupied by an explosive new
technology known as MEMS or, more simply, micromachines.
MEMS is the next logical step in the silicon revolution....
We believe that the next step in the silicon revolution will be different, and
more important than simply packing more transistors onto the silicon. We
believe that the hallmark of the next thirty years of the silicon revolution
will be the incorporation of new types of functionality on to the chip;
structures that will enable the chip to not only think, but to sense, act and
communicate as well. This revolution will be enabled by MEMS.
MEMS is a relatively new technology which exploits the existing
microelectronics infrastructure to create complex machines with micron
feature sizes. These machines can have many functions, including
sensing, communication and actuation....
Integration of these mechanical systems with on-chip control and
communication electronics...enables the creation of intelligent
microsystems which know where they are, and what is going on around
them2."
2.1.2 Microelectromechanical Actuators
"Actuators are the features of a device or system which act on its physical
surroundings mechanically, transmitting forces, motion, and energy. With
actuators, a system can be built that transports, positions or otherwise
moves parts of itself or parts of the environment it is operating in....
Ideally, actuators would have low power consumption, high force per unit
volume, simple construction, reliable and repeatable operation, design
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flexibility, simple drive and control circuitry, and be compatible with the
fabrication process3."
Currently there are five methods of actuation that provide adequate motion
for MEMS: piezoelectric, magnetic, electrostatic, pneumatic, and thermal forces.
Of these actuation methods the electrostatic and thermal actuators can be
fabricated using standard IC surface-micromachining processes7.
2.1.2.1 Electrostatic and Thermal Bimorph Actuators
Electrostatic actuators use columbic forces to actuate. MEMD vertical,
lateral and rotary electrostatic actuators have been widely developed. Vertical
electrostatic actuators have been fabricated at RIT4. In order to produce
sufficient force electrostatic actuators require voltages incompatible with IC (up to
100 volts), narrow capacitive gaps (less than 0.5 p.m), and large device surface
area.
A thermal bimorph actuator is a cantilever made of two metals that have
different thermal expansion rates. Actuation occurs when the temperature of the
cantilever changes. While thermal bimorph actuators have several advantages5
they are generally limited to a vertical curling motion which is difficult to convert
to a horizontal motion7.
2.1.2.2 Thermal Actuator
A TA is the thermal compliment of an electrostatic actuator. A TA can
provide the deflection (>10 urn) and force (>10
uiM)6
necessary for many MEMS
7
applications in a small area while consuming low levels of
power7
at CMOS
compatible voltages and currents. A TA has several advantages over other
microactuation methods. Figure 17 below provides a three dimensional view of a
TA and important nomenclature.
Anchors /
Probe Pads ' ^ * Arm Cold Arm
Direction
ofActuation
Figure 1: Geometry and nomenclature of a thermal actuator.
2.1.2.2.1 Thermal Actuator Operation
A TA converts electrical energy into mechanical energy via ohmic heating
and deflects due to asymmetric heating. The disparity in the widths of the Cold
Arm and the Hot Arm causes an uneven current density to flow through the TA
when an electrical bias is placed across the probe pads. The higher current
density in the Hot Arm causes it to expand, due to thermal expansion, more than
the Cold Arm. This results in the sweeping of an arc in the plane of the wafer by
the free end of the TA. Figure 2 shows a TA in its steady state and Figure
38
shows a TA in its electrically biased state.
*v
Figure 3: Thermal actuator in an electrically biased state.
2.1.2.2.2 Thermal Actuator Design
"Design issues in the microdomain differ greatly from design issues
encountered in the macro domain. Microdomain forces caused by
electrostatic attraction, surface tension, Van der Walls forces, and others
can be more significant than inertia, friction, or gravity9."
Ninety TA of slightly different geometries were tested to pinpoint the ideal
geometry for applications requiring different deflections and forces. The optimum
dimensions for either force or deflection have been found. The TA fall into four
categories by overall length (LH), and within those categories are variations of
Hot Arm width (WH), Flexure length (LF), and the width of the gap between the
two arms (g)6.
The Flexure reduces the stiffness of the Cold Arm side of the TA, which
allows for increased deflection. In sources that gave the Flexure width (wF) the
width of the Hot Arm and the Flexure were always equal. This is despite the fact
that a short flexure loses heat at a greater rate to the anchor and the cold arm.
Thinning the flexure would decrease stiffness and increase the maximum
achievable deflection. Increasing the Flexure length has only a limited effect on
increasing the maximum achievable deflection7.
Increasing the ratio of the Cold Arm to the Hot Arm width makes the most
significant improvement in actuator deflection versus drive current since
increasing the width of the Cold Arm does little to increase the TA stiffness and
the temperature gradient between the arms in increased. The improvement to
TA deflection increases rapidly after the ratio reaches 4:1 and the improvement
ceases after the ratio reaches 7:1. The relationship between Cold-to-Hot Arm
width and TA deflection is shown below in Figure 47.
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Figure 4: Maximum achievable deflection versus Cold Arm to Hot Arm
width ratio for polyl actuators 100, 150, and 200 ^im long.
The TA tested to make Figure 4 had fixed dimensions of wH=wF=2 |am,
LF=15 fim, and g=2 jam. The symbols indicate the mean value of the maximum
achieved deflection for five identical tested actuators. The lines fit to each data
set are
4th
order least-squares polynomial fits to show the general trend. Note
that the back-bending gets less predictable as the actuators get longer.
Bossing the cold arm stiffens the TA and keeps its motion in the plane of
the substrate7. A boss is a protrusion added to a surface, such as the ridges on
a tin can and corrugated roofing. In the case of a MEMD a boss is an impression
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in a structure created by the conformation of the thin film layer to underlying
topography10.
The Multi-User MEMS Processes (MUMPs) is a commercial program
that provides users with cost-effective, proof-of-concept surface micromachining
fabrication. Design rules have been established for MUMPs that can be used for
the design of TA11. RIT has its own set of design rules for MEMS12 that were
followed where possible during the design of this microsystem.
2.1.2.2.3 Thermal Actuator Fabrication
Common fabrication processes used to create TA include MUMPs21 and
the Sandia Ultra-planar Multi-level MEMS Technology6. Given below is the
fabrication process that has been previously used to create working TA at RIT4.
This process was altered significantly for the fabrication of the microsystem
described in this work. Chapter 4 provides microsystem fabrication and testing
process details.
2.1.2.2.3.1 Rochester Institute of Technology Microelectromechanical
System Fabrication Process13
Undergraduate and graduate students fabricate MEMS4, PMOS14, and
CMOS15,16 in the SMFL. The following sections outline RIT's MEMS fabrication
process up to the point where a working TA could be fabricated. The process will
be broken down into three sections, 2.1.2.2.3.1.1 Substrate Preparation and
Isolation, 2.1.2.2.3.1.2 Polycrystalline Silicon Device Build-Up, and 2.1.2.2.3.1.3
12
Release and Test. It consists of a substrate isolation layer, a non-releasable
polysilicon layer, a sacrificial oxide, and a releasable polysilicon layer. This
fabrication process does not allow for the fabrication of any solid-state devices.
Consult the reference for more processing details.
2.1.2.2.3.1.1 Substrate Preparation and Isolation
The fabrication starts with three device wafers (D1-D3) and six monitor
wafers (C1-C6). Two of the monitor wafers (C5, C6) have 100 nm of Silicon
Dioxide (oxide) on them. The lot number and wafer identification number are
scribed on the backside of all wafers with a diamond tip scriber. All wafers are
subjected to a Radio Corporation of America (RCA) Clean in preparation for a
Silicon Nitride (nitride) deposition.
A thin nitride film is produced by a low-pressure chemical vapor deposition
(LPCVD) on the device wafers and C1 using Dichlorosilane and Ammonia gases.
The 100 nm thick nitride electrically isolates the MEMD from the substrate. The
nitride thickness is measured using a Nanospec Reflectance Spectrometer.
In order to protect the nitride layer from the reactive ion etch (RIE) of the
polyO layer an Oxynitride etch stop is created on the device wafers. Placing the
wafers in a steam ambient at 1,000 C for 2 hours will create a 20 nm Oxynitride
layer on top of the nitride layer.
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2.1.2.2.3.1.2 Polycrystalline Silicon Device Build-Up
A LPCVD chamber and Silane gas are used to create a thin polysilicon
film polyO. C5 joins the device wafers in order to make the thickness
measurement with the Nanospec possible. The 500 nm thick polyO acts as the
bottom plate in an electrostatic actuator (see 2.1.2.1 Electrostatic and Thermal
Bimorph Actuators). Phosphorus rich spin-on glass (SOG) is spun on the wafers,
which are then annealed at 1,000 C for 15 minutes in order to make polyO
electrically conductive. The doped glass is etched off the wafers using
Hydrofluoric Acid (HF) before the wafers are rinsed in deionized water (Dl). A
four-point probe is used to measure the sheet resistance of polyO.
PolyO is patterned using the PolyO photolithography (photo) mask, Shipley
System 8 photoresist (resist), a G-line stepper, and a polysilicon plasma etch.
The nitride layer under polyO is protected by the Oxynitride etch stop layer,
preserving the electrical isolation of the MEMD from the substrate.
Following the etch the resist is ashed and the wafers are RCA cleaned in
order to prepare them for a 50 nm dry oxide growth. The oxide is needed as an
etch stop for a nitride etch later on in the fabrication process.
A second 100 nm thick nitride layer is deposited in the same manner as
the first nitride film. C2 is included with the device wafers to aid in the nitride
thickness measurement. A second photo step is performed to open a via in the
second nitride film so an electrical connection can be made to polyO. The nitride
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is etched with Sulfur Hexafluoride (SF6) plasma. A step height measurement is
performed to insure that polyOwas not etched way during the plasma etch.
A sacrificial layer is necessary in order to fabricate moving parts using
batch IC processes. A low temperature silicon dioxide (LTO) is used as the
sacrificial layer in RIT's MEMS process. It is deposited in an LPCVD chamber
using Silane and Oxygen gas. Two bare control wafers are included. One
control wafer is step etched to determine the Buffered Oxide Etch (BOE) etch
rate. The other wafer will be used later to determine the thickness of the second
polysilicon layer polyl. The Nanospec is used to measure the LTO thickness,
which is approximately 2 |im thick.
In order to create the support anchor of the TA it is necessary to create
vias through the LTO to the nitride-covered substrate. Repeating the photo step
using the anchorl photo mask and BOE creates the anchorl vias. Care must be
taken to not over etch too much so that the nitride layers are not completely
removed. Ashing the wafers and repeating the photo step again with the
Dimples photo mask allows for the creation of dimples in polyl. Dimples reduce
the attractive force between polyl and the nitride layer caused by Van der Walls
forces by reducing the contact surface area. The dimple holes are etched in the
LTO using BOE to a depth of
~ 750 nm. Ashing the wafers and RCA cleaning
them prepares them for another polysilicon LPCVD.
2 |^m of polysilicon is deposited by LPCVD in a manner similar as the
LPCVD of polyO. However, this deposition is done at a hotter temperature and a
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higher Silane flow rate to increase the polysilicon deposition rate. Polyl is
coated with Phosphorus doped SOG. The Phosphorus is diffused into polyl
during a 30 minute, 1,000 C anneal in a nitrogen ambient. Not only does this
step make polyl conductive it also eliminates much of the stress from the polyl
film. After the SOG is removed using BOE the sheet resistance of polyl is
measured with a four-point probe.
Resist cannot be used to mask the thick polyl layer since the RIE rates of
resist and polysilicon are similar. Therefore, a 400 nm thick layer of Aluminum
(Al) is necessary to mask polyl during the subsequent polysilicon RIE. The Al
mask is sputtered onto the device wafers as well as C1 and C2, which are used
to measure the Al thickness.
Fifth level photo uses a thick resist, ASPR 528, to cover the large
topography. Also, photo 5 does not use a Hexamethyldisilazane (HMDS)
treatment because of the Al substrate and it does not use a hard bake which is
unnecessary due to the subsequent wet etch. A hard bake would also make the
resist flow adversely affecting the critical dimension control.
The Al is etched in an isotropic wet etch which is followed by an RIE of the
polyl layer using SF6 and Freon 23 (CHF3). The remaining Al mask is removed
via a wet etch preparing the wafers for the LTO sacrificial etch and release.
2.1.2.2.3.1.3 Release and Test
The sacrificial oxide must be removed for the polyl layer to move. A 1:1
mixture of 49% by weight HF and Hydrochloric Acid (HCI) performs the LTO etch.
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The etch time is determined by the lateral etch rate and length. The release etch
is followed by a Dl rinse, Isopropyl Alcohol rinse, blow drying the backside of the
wafer with compressed air, a slow spin dry, and some time on a hotplate heated
to 50C. Great care must be taken during the rinsing and drying process.
Surface tension, due to trapped water, can cause the MEMD to stick to the
substrate when the release process is done incorrectly.
Testing of a MEMD is done on the Micromanipulator Company Model
6,000 in RIT's Semiconductor Device Characterization Laboratory. A 1,000 Q
resistor is required in the probe circuitry so only a small current runs through the
TA. The test bench is also capable of recording video of a MEMD being probed
and of its movements.
2.1.2.2.4 Thermal Actuator Modeling
Several modeling programs are capable of modeling thermal actuators.
They include SUGAR17, SPICE18, and IDEAS4, which is a finite element
analysis4,19
program. An accurate analytical deflection analysis of a TA is very
difficult and is outside the scope of this work. However, a very accurate
analytical deflection analysis method has been developed as well as an accurate
empirical deflection model18. An empirical deflection model of the TA fabricated
in this work has been created. Force estimates based on deflection are
possible19.
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2.1.2.2.5 Thermal Actuator Testing
Common TA tests include deflection measurement, force measurement,
frequency response, and cyclic fatigue20. Typical values for deflection, force, and
full deflection frequency test are -16 nm, 13 uN, and 1.5 kHz respectively.
2.1.2.2.6 Other Thermal Actuator Structures and Modes of Operation
While all of the TA designed and fabricated here are isolated actuators
with a single Hot Arm and a Cold Arm to Hot Arm ratio of 7 to 1 or greater that
deflect towards the Cold Arm side, there are other TA structures and modes of
operation.
An array of TA can be yoked together in order to increase the force
generated. This can make the deflection completely one-dimensional.
Designing the array to allow the current to only flow through the Hot Arms
increases the temperature difference between the Hot Arm and the Cold Arm
thereby increasing the maximum achievable deflection. Using a pinned yoke
design reduces the friction force of the TA array increase the force and
deflection21
achieved.
TA that deflect vertically have been designed, fabricated, and tested.
While their fabrication requires more layers of polysilicon, it does not require any
unit process that is not used for laterally deflecting TA21.
TA with two Hot Arms have been design, fabricated, and tested. In this
design current only flows through the Hot Arms increasing the temperature
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difference between the Hot Arms and the Cold Arm22 and increasing the
maximum achievable deflection.
The mode of deflection described in section 2.1.2.2.1 Thermal Actuator
Operation, is not the only means by which this type of TA can deflect. They can
also deflect backwards, towards the Hot Arm, which is termed "Backbending".
Backbending can be the result of material in the Hot Arm gradually moving and
annealing as the result of thousands of deflections, or it can be the result of one
quick surge of current that causes the Hot Arm to excessively heat and plastically
deform. Either method results in a TA whose steady-state position is no more
than a few micrometers to the negative side, or the Hot Arm side of its original
position. A TA that has been back-bent can provide more force, but cannot
deflect as far as it could originally. Backbending can be useful for engaging a
stepper motor, knocking out a former10, or moving a TA out of the way after
positioning a MEMD into its final position. Backbending can cause a problem for
TA that are constantly being cycled. It caused the initial starting point of the TA
to be unknown and it causes the TA to have a shorter deflection for a given input
power. Incorporation of photodiodes as position sensors into a microsystem
including TA could provide the needed TA position feed back to allow for current
control to compensate for backbending.
The TA described so far produce their deflection through asymmetric
ohmic heating caused by asymmetric cross-sectional areas of the polysilicon
arms. Some laterally driven TA utilize the asymmetrical thermal expansion of
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microstructures with different length beams23, while others utilize a serpentine
design with beams of differing electrical resistances that subsequently heat and
expand at different rates24.
2.1.2.2.7 Thermal Actuator Applications
A TA can be used in a basic building block MEMD such as stepper
motors, optical-component agitator, latches, relays, and grippers.
2.2 Photodiodes2526
2.2.1 Introduction to Photodiodes
Photodiodes are specifically designed and built for optical applications.
They absorb photons and convert them into electrical current. Photodiodes are
used in many applications including spectral analysis, encoders, position
sensing, fiber-optic communication systems, image processing, remote controls,
and laser guided missiles. Sections 2.2.x.x will discuss the structure, operation,
and properties of pn junction photodiodes.
2.2.2 Photodiode Structure
A photodiode is fabricated and encapsulated to allow photo-energy to
penetrate into the vicinity of the pn junction. A cross-section of a photodiode is
shown in Figure 5.
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Figure 5: Cross section of photodiode and illustration of a photocurrent.
A lightly doped n-type wafer, 200 to 500 mm thick, is heavily doped with
boron at the surface. This shallow junction is created via ion implantation. The
backside of the wafer is heavily doped n-type to create an ohmic contact. For the
case of a silicon-based photodiodes the thermally grown oxide on the surface of
the wafer serves two functions. They are passivation of the silicon surface and a
reduction in substrate reflection. Additional anti-reflective coatings (ARC) can be
applied to the surface to increase the transmission of photo-energy into the
semiconductor.
The space charge region (SCR) is the volume surrounding the
metallurgical pn junction that is nearly depleted of mobile carriers. The SCR can
be enlarged to enhance device performance by applying a reverse bias to the pn
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junction, by lowering the doping level of the substrate semiconductor, or by
increasing the doping level of the surface region. The SRC's role in device
performance is discussed in section 2.2.3 Device Operation.
2.2.3 Device Operation
2.2.3.1 Photocurrent
Photocurrent is electrical current created by the absorption of photons with
energies greater than the band gap of the semiconductor by the semiconductor.
Photon absorption causes a non-conductive valance electron to be elevated to
the conduction band creating an electron-hole pair (EHP). The photocurrent
generated by a uniform photogeneration rate is equal to the charge of an electron
times the number of EHP photogenerated per second in the device volume.
Equation 1: Photogenerated Current
Photocurrent = -q*A*(Ln + W + Lp)*GL
q = Charge of an electron.
A = Area of diode
Ln = Length of n-type region
W = Length of the space charge region
Lp = Length of p-type region
GL = Photogeneration rate
If W is negligible compared to Ln + Lp, then the photocurrent is
independent of the applied bias. Since the photocurrent is proportional to the
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intensity of the radiation, a photodiode can be used to determine how much
photo-energy is incident upon the device. Figure 6 below gives an example of a
photodiode's l-V characteristics showing that the current increases proportionally
with light intensity. The four curves in Figure 6 represent four different intensities
of photo-energy.
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Figure 6: Photodiode l-V characteristics.
2.2.3.2 Response Time
When an EHP is created within the SCR the electron and hole are quickly
swept apart the built-in electric field, which establishes a photocurrent. Electron-
hole pairs formed in the SCR comprise the fast portion of a device's response to
photo-energy. The slow portion of a device's response is caused by photo-
energy absorbed outside of the SCR in the bulk semiconductor. EHP created
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outside the SC1R take longer to contribute to the device response because the
charge carriers must first diffuse to the edge of the SCR. Once a charge carrier
reaches the edge of the SCR it is swept across the region by the electric field
and contributes to the photocurrent. Generally only those EHP that are created
within one minority carrier diffusion length, LP or LN, are able to diffuse to the
edge of the SCR and contribute to the photocurrent. Carriers that are generated
outside of the SCR and recombine before reaching the edge of the SCR do no
contribute to the photocurrent. Low carrier recombination is the reason the SCR
converts photons into electrical current with a higher efficiency than the bulk
semiconductor. For this reason expanding the SCR provides improved device
response. Figure 7 shows the band diagram of a p+n diode and illustrates the
photo-generation of EHP both inside and outside of the SCR.
p-* OcfpfetUtSi ft-puri
Figure 7: Band diagram of a photodiode under zero bias and the physical
process associated with the generation of a photocurrent.
Response time can be limited by a RC time constant, where R is the load
resistance in a transimpedance circuit, and C is the junction capacitance. The
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edges of the SCR constitute the charged plates of a capacitor for a pn diode.
Therefore, widening the SCR reduces capacitance and improves device
response time. This can be accomplished by increasing the magnitude of the
reverse bias, decreasing the doping density of the bulk silicon, or by increasing
the doping of the surface region.
2.2.4 Properties of a Photodiode
The electrical response of photodiode can be described by four properties,
photocurrent, spectral responsivity, response time, and noise. These properties
are related to junction depths, depletion widths, doping densities, applied
voltages, ARC, device configuration, size, and the semiconductor used. Tuning
these parameters can create a photodiode with the designer's desired response
characteristics within limits. Photons with energies less than the bandgap of the
semiconductor will still pass through the device, not causing any current to flow
no matter how much the previously mentioned parameters are varied.
2.2.4.1 Semiconductor Photon Absorption
The intensity of photons with energy greater than the band gap energy
falls off exponentially with distance from the surface of the semiconductor. The
decay constant corresponding to the inverse of the absorption coefficient
represents the average depth of penetration of light into a material. Figure 8
illustrates photon absorption in a semiconductor and how keeping the heavily
doped surface concentration shallow allows more photons to reach the SCR.
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The absorption coefficient, a, increases rapidly with decreasing wavelength.
Therefore, photons with energies near the semiconductor band gap energy travel
further into the semiconductor before they are absorbed. LN, W, and LP signify
the electron minority carrier diffusion length, space charge length, and the hole
minority carrier diffusion length respectively.
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Figure 8: Visualization of light absorption in a pn junction photodiode.
2.2.4.2 Spectral Responsivity
A photodiode's spectral responsivity is defined as the ratio of the
photocurrent generated by the diode to the incident light power. It is related to
the light transmission efficiency, EHP generation efficiency, and carrier collection
efficiency. Figure 9 shows the spectral responsivity of silicon. The photo-power
incident on the photodiode was the same for all wavelengths. Note that the
response varies somewhat with diode construction.
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Figure 9: Spectral response of a Si pn junction photodiode.
The wavelength at which the photon energy is equal to the band gap
energy, Xg, given in Equation 2.
Equation 2: Band gap energy equivalent wavelength.
^ -1.24/Eg
XQ = Band gap energy equivalent wavelength (nm).
Eg = Band gap energy in eV.
27
The responsivity begins at -1.1 f^rn in silicon because longer wavelengths
don't have enough energy to generate an electron hole pair. Initially responsivity
increases rapidly with decreasing wavelength because the SCR, rather than the
bulk silicon, is absorbing more photons because the photons are not penetrating
deep into the semiconductor. As the wavelength shortens the responsivity
lessens for two reasons. Firstly, since the absorption coefficient increases
rapidly with decreasing wavelength less energy makes it to the SCR because the
surface region is absorbing the photons. Energy absorbed here does not
significantly contribute to the photocurrent because the EHP recombine before
they reach the SCR. Secondly, the spectral response is measured using
constant photo-power. Since the shorter wavelength photons are more energetic
the flux of photons must be reduced in order to maintain constant photo-power.
Therefore, less photons are available to generate EHP. Silicon photodiodes
absorb more photons in the energy range between 850 to 1000 nm (1.46 to 1.24
eV) due to the energy state distributions of the valence and conduction bands.
Applying a reverse bias can increase responsivity. Layering thin films on the
surface can shift the spectral responsivity.
Each semiconductor has an unique band gap energy. Semiconductor
selection will determine to which wavelengths the photodiode is sensitive. Figure
6 shows the electromagnetic radiation spectrum near the optical region and the
band gap energy of individual semiconductors
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Figure 10: Visible and adjacent regions of the optical spectrum correlated
with the wavelengths where the photon energy is equal to the 300 K band
gap energy of select semiconductors.
2.2.4.3 Junction Capacitance
The importance of junction capacitance was discussed in the 2.2.3.2
Response Time section. Junction capacitance per unit area is given in equation
3. Figure 11 displays the effect of reverse bias on the response time of photo
generated current.
Equation 3: Junction Capacitance (F/A)
Cj =
^IqsN
2-sjVr + Vbi
s = Permittivity of semiconductor.
N = Dopant concentration of the bulk semiconductor.
Vr = Magnitude of reverse bias.
Vbi = Magnitude of built in potential.
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Figure 11: Effect of reverse bias voltage on response time.
2.2.4.4 Noise
The noise level of a photodiode determines its sensitivity to photo-energy.
Photocurrent must be more than a few standard deviations greater than the noise
in order for the diode output to quickly give an indication of photo-energy being
detected. The minimum detectable light power is an important design parameter
and steps should be taken to reduce it. One parameter used to monitor the
relative noise level is noise equivalent power (NEP). NEP is defined as the
incident power on a photodiode required to generate a current equivalent to the
total photodiode noise current.
Equation 4: Noise Equivalent Power (W)
NEP = InlR
R = Responsivity (A/W)
In = Noise current
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Noise can be reduced by reducing the width of the bulk semiconductor
and by increasing the bulk concentration and minority carrier lifetime. The two
components of noise current are shot noise current and thermal noise current.
Shot noise is the dominant component of noise in a reversed biased diode. It is
due to the arrival of random photons to the diode. Thermal noise is current due
to the thermal generation of EHP.
Equation 5: Noise Current (A)
Equation 6: Shot Current (A)
Is =
(2q*ld*df)1'2
ld = dark current or leakage current.
df= noise bandwidth.
Equation 7: Thermal Current (A)
lt =
(4kT*df/Rsh)U2
2.2.5 Photodiode Synopsis
Photodiodes are specifically designed and built for optical applications.
They detect photo-energy and can determine information about it. Photodiodes
sense energy in the form of photons and convert it into
electrical current.
Sections 2.2.x.x examined the structure, operation, and properties of a
simple photodiode. Important aspects of the structure that affect the device
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operation and properties include the SCR, junction depths and depletion widths,
doping densities, ARC, device configuration and size. Adjusting these
parameters, along with selecting the correct semiconductor, can create a
photodiode with desired response characteristics. Aspects of the device
operation discussed included photocurrent and response time. Properties of
photodiodes examined included photon absorption, spectral responsivity, junction
capacitance, and noise.
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Chapter 3
Materials and Apparatus
3 Materials and Apparatus
The fabrication of microsystems requires the usage of numerous materials
and apparatuses. This chapter lists the materials and apparatuses used during
the fabrication and testing process. The materials and apparatuses are
presented in their order of appearance. For a few selected materials and
apparatuses an explanation is given for its selection. Section 3.1 lists the
materials used during the fabrication process and section 3.2 discusses the lists
used.
3. 1 Materials
Silicon Wafer
Sumitomo Sitix Silicon Incorporated manufactured the boron doped p-type
4"
silicon wafers used. The wafers have a 9.86 (am thick, 5.600 Q-cm expitaxial
silicon on top of a 510-540 ixm, 0.010-0.020 Q-cm <100> silicon substrate.
These wafers were chosen over standard p-type silicon wafers because the high
doping density of the substrate reduces the resistance and makes it easier for
the holes to travel from the depletion region to the backside contact. It also
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ensures an ohmic contact between the backside of the wafer and the aluminum
sputtered on the backside of the wafer1.
Gaseous Nitrogen
Gaseous Oxygen
Hexamethyldisilazane
Shipley 812 Photoresist
Shipley CD-26 Developer
Deionized Water
Gaseous Freon 23
Gaseous Sulfur Hexafluoride
Gaseous Helium
Gaseous Phosphine
Liquid Ammonium Hydroxide
Liquid Hydrogen Peroxide
Liquid Hydrofluoric Acid
Liquid Hydrochloric Acid
Gaseous Dichloralsilane
Gaseous Ammonia
Gaseous Silane
Buffered Oxide Etch
Emullistone N-250 Spin on Glass
Gaseous Argon
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99:1 Aluminum-Silicon Alloy
Liquid Methanol
3.2Apparatuses
Bruce Furnace
Nanospec Reflectance Spectrometer
SVG Wafer Track
GCA Stepper
The GCA is a g-line step and repeat photo tool with a numerical aperture
of 0.28, which result in a depth of focus of 3 i^rn. This large depth of focus is
needed during photo level 4 when a considerable amount of surface topography
exists. Other photo tools in the SMFL cannot provide both a minimum resolution
of a micrometer and such a large depth of focus.
BOE Wet Bench
STS Multiplex ICP Deep Silicon Etcher
Desiring to avoid an isotropic wet aluminum etch, reduce the number of
process steps, and replicate the optimized TA geometry's the STS Etcher was
chosen. It runs the STS process, which produces nearly vertical sidewalls and
has a high selectivity to silicon over photoresist.
Varian 350D Ion Implanter
Branson Asher
RCA Bench
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6" LPCVD
Groove and Stain Tool
LAM 490 Plasma Etcher
Specialty Coating Systems Inc. Spin Coater Model P6700
Tegal Plasmaline 415
CVC 601
The Micromanipulator Company Model 6000
Ammeter
Voltmeter
Hewlett-Packard 4145A Semiconductor Parameter Analyzer
Data Pulse 106A Pulse Generator
Tektronix 2430A Digital Oscilloscope
Chapter 3 References
1 A personal conversation with Karl Hirschman.
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Chapter 4
Procedure
4 Procedure
Section 4.1 details the fabrication procedures utilized. The functionality of
all process steps is given. All of the fabrication processes and testing can be
done in the SMFL. Detailed directions for the operation of each tool are available
in the SMFL. Section 4.2 details the testing procedure utilized.
4.1 Prototype Fabrication
Cross sections are provided after each process step description to aid in
visualizing the fabrication process. The cross sections are not to scale
horizontally but they are vertically.
39
17
j
16-
"co
c:
CD
14-=
C
CL
O
Q 13-
11
Initial Substrate
Boron (/cm3)
Net Doping (/cm3) Silicon
11-10-9 -8 -7 -6 -5 -4 -3 -2 -1 0 1
Distance along line
Figure 12: Initial Silicon Substrate
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4.1.1 Pad Silicon Dioxide Growth
A pad oxide layer is necessary to passivate the silicon surface and to
reduce the stress level of the subsequent silicon nitride level. A dry oxide layer is
grown on all device (D1f D2, Cl C2) and control wafers using recipe 210 in Tube
4 of the Bruce Furnace. Recipe 210 is summarized below.
Recipe 210
Push in at 800 C in N2
Ramp up to 965 C in N2
Soak for 35 minutes in N2 at 965 C
Ramp down to 900 C in N2
Pull out
The thickness of the oxide is measured on the Nanospec Reflectance
Spectrometer and should be approximately 300
A thick.
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4.1.2 Photolithography Level 1
Photo level 1 defines the photodiode and bossing regions. The SVG track
is used to prime the device wafers and C2 with HMDS, coat them with Shipley
812 photoresist, and to develop them using CD-26. The priming, coating,
developing, and baking recipes used are SMFL standard recipes. The wafers
are exposed to 75 mJ/cm2 of energy at a focus of 250 using the GCA g-line
stepper. The stepper job name is "Munger".
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4.1.3 Pad Silicon Dioxide Etch
The Pad Oxide is cleared from the photodiode and bossing areas on all
wafers using BOE etch for 30 s. The oxide must be removed in order for the
STS etch to etch the silicon substrate.
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4.1.4 Silicon Substrate Etch
The step needed in the silicon in order to align future photo layers and for
the bossing is created in the device wafers and C2 using the STS etch. The
recipe
"Realthin"
and an etch time of 30 s creates a 4,000 A0 step.
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4.1.5 Ion Implant
The Varian Ion Implanter was used to implant the device wafers and C-i
with a dose of 4E15/cm2 of P31+ with and energy of 35 keV. Resist defines the
diode regions to be implanted. A large dose is used to produce a highly doped
n+ on lightly doped p diode. The highly doped region makes an ohmic contact to
the diode interconnect metal. The lightly doped p region makes the space
charge layer wide, increasing the efficiency for the collection of photons. A low
energy is used to produce a shallow junction to increase the number of photons
that can penetrate to the space charge layer where the electrons and holes
generated are separated by the SCR's built in electric field thus creating
photocurrent.
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4.1.6 Ash
The resist is stripped from the wafers using oxygen plasma. The Branson
Asher uses radio frequency power (applied voltage and current) that breaks
down the oxygen gas into oxygen radicals. Oxygen radicals are very reactive
with organics such as resist. Recipe EPD 4" was used to clear the resist off of
the device wafers and C2. The EPD 4" recipe uses a hydroxyl radical sensor to
detect the end of the ash.
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4.1.7 Radio Corporation ofAmerica Clean
A RCA clean is used to remove organics and metals prior to the next high
temperature-processing step. A RCA clean involves several steps. Standard
Clean 1 combine's 4,500 mL of Dl water, 900 mL of H202, and 300 mL of NH4OH
all heated to 80 C. All of the wafers are submerged in the mixture for 10
minutes and are then rinsed in a cascade rinse for 5 minutes. A 1 -minute dip in
50:1 HF is next and is followed up by another 5-minute rinse. Standard Clean 2
combine's 4,500 mL of Dl water, 900 mL of H202, and 300 mL of NH4OH all
heated to 75 C. The wafers remain in the clean for 10 minutes and are then
rinsed for 5 minutes.
4.1.8 Silicon Nitride Low Pressure Chemical Vapor Deposition
An electrically insulating layer is needed between the polysilicon thermal
actuator and the silicon substrate. Oxide will not work in this function because it
would be etched completely during the sacrificial oxide etch. Nitride is sufficiently
resistant to the etchant used during the sacrificial oxide etch and can therefore
be used as the insulating layer. A 4,400 A0 thick silicon nitride layer is deposited
using the
6" LPCVD and the recipe "SMFL Standard
Nitride"
on all wafers.
Recipe details but are summarized below. The nitride thickness is measured
using the Nanospec Reflectance Spectrometer.
Soak for 94 minutes at 800 C
60 seem of SiH2CI2 and 1 52 seem of NH3
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Figure 19: Silicon Nitride Low Pressure Chemical Vapor Deposition
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4.1.9 Photolithography Level 2
Photo level 2 defines the photodiode contact regions. The SVG track is
used to prime the device wafers with HMDS, coat them with Shipley 812
photoresist, and to develop them using CD-26. The coating and developing
recipes used are SMFL standard recipes. The wafers were exposed to 100
mJ/cm2
of energy at a focus of 250 using the GCA g-line stepper. The stepper
job name was "Munger".
The location of photo level 2 is not accurately portrayed in the
microsystem cross-section that follows. This photo level actually opens up an
area of nitride over an
n+
region so an electrical contact can be made to the
photodiode. The accurate portrayal of the photodiode beneath the TA being
covered with nitride was deemed to be more important and the current portrayal
of the photodiode contact steps is sufficient for an understanding of the process
procedure.
55
-11
-10
-8
_
-7
Photolithography Level 2
Materials
Si02
-
Silicon
Si3N4
Photoresist
CO
c
o
o
-6
-5
-4
-3
-2
-1
1
0.4 0.8 1.2 1.6
Microns
Figure 20: Photolithography Level 2
2.4 2.8
56
4.1.10 Silicon Nitride Dry Etch
The nitride is cleared from the photodiode contact areas, exposing silicon,
with fluorine plasma using the LAM 490 Auto-Etch and recipe "Nitride". The etch
recipe is summarized below.
150 seem of SF6
1 50 seem of He
Power = 1 75 W
Pressure = 325 mTorr
Etch rate = 3,000 A/min
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4.1.11 Ash
The Branson Asher and recipe EPD 4" is used to clear the resist off of the
device wafers. See section 4.1 .6 Ash for details.
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4.1.12 Radio Corporation of America Clean
A RCA clean is performed in preparation for the next elevated thermal
step. See section 4.1 .7 Radio Corporation of America Clean for details.
4.1.13 Low Temperature Oxide Low Pressure Chemical Vapor
Deposition
A sacrificial layer is needed between the polysilicon thermal actuator and
the silicon substrate. LTO functions well for this layer because it can be etched
rapidly and is easily deposited using standard IC processes. A 40,000
A thick
LTO layer is deposited on all wafers including a bare control wafer using the
6"
LPCVD and the recipe "SMFL
LTO"
on all wafers. Recipe details are
summarized below. The LTO thickness is measured using the Nanospec
Reflectance Spectrometer.
Soak for 6 hours at 425 C
80 seem of SiH4 and 96 seem of O2
290 mTorr
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Figure 22: Low Temperature Silicon Dioxide Low Pressure Chemical Vapor
Deposition
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4.1.14 Photolithography Level 3
Photo level 3 defines Anchorl. The SVG track is used to prime the device
wafers with HMDS, coat them with Shipley 812 photoresist, and to develop them
using CD-26. The coating and developing recipes used are SMFL standard
recipes. The wafers are exposed to 75 mJ/cm2 of energy at a focus of 250 using
the GCA g-line stepper. The stepper job name is "Munger".
62
-11
-10
-9
-8
-7
Photolithography Level 3
Materials
SiQ2
Silicon
Si3N4
Photoresist
CO
c
o -5 I
o
i-A :
-4
-3
-2
-11
0
1
Figure 23: Photolithography Level 3
0 0.4 0.8 1.2 1.6 2 2.4 2.8
Microns
63
4.1.15 Anchorl Etch
Anchorl provides the via needed for Polyl to make physical contact to the
substrate. The etch was accomplished using BOE. The etch time was
determined by watching the LTO control wafer clear in BOE. A considerable
amount of lateral etching of the LTO occurs because BOE is an isotropic etch.
The lateral etch increases topography and creates problems in photo level 4.
Replacing the isotropic etch of BOE with an anisotropic dry etch may alleviate
some of the problems the topography causes.
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4.1.16 Ash
The Branson Asher and recipe EPD 4" is used to clear the resist off of the
device wafers. See section 4.1 .6 Ash for details.
66
co
c
o
o
-7
-5
-4
Z
-2
Photolithography Level 3 Ash
, ,
lo Materials
Si02
co
LJ
Li
1
i
; Silicon
Si3N4
i i
-8
=
Figure 25: Photolithography Level 3
T j i i i i
~
r
0.4 0.8 1.2 1.6 2 2.4 2.8
Microns
67
4.1.17 Radio Corporation of America Clean
A RCA clean is performed in preparation for the next elevated thermal
step. See section 4.1 .7 Radio Corporation of America Clean for details.
4.1.18 Polycrystalline Silicon Low Pressure Chemical Vapor
Deposition
A thick, heavily doped polysilicon layer is necessary in order for the TA to
operate in the CMOS compatible voltage and current range. The MUMPs
process was used to fabricate the TA in the study that determined the optimum
TA geometry. The MUMPs process deposits a total of 3.5 fim in two deposition
steps. The process developed here deposits 4 ^m of polysilicon in one step onto
the device wafers and C1 using the
6" LPCVD and recipe "Poly 650". "Poly
650"
is summarized below. The resulting thickness of the polysilicon is determined by
grooving Ci and measuring the film thickness.
Recipe Poly 650
Soak for 3 hours at 650 C
100 seem of SiH4
300 mTorr
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Figure 26: Polycrystalline Silicon Low Pressure Chemical Vapor Deposition
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4.1.19 Doping and Anneal of Polycrystalline Silicon
An n-type constant source is used to dope the polysilicon. SOG is spin
cast on all of the wafers by dispensing a puddle of SOG the size of a quarter and
then spinning the wafer at 3,000 RPM for 30 seconds. The wafers are placed in
the quartz boat from the Bruce Furnace's tube 3, which is then place in the Blue
M oven. The wafers are removed from the Blue M oven after 15 minutes at 200
C and place on tube 3's paddle. Recipe 120 is run to drive the phosphorus in to
the polysilicon. Recipe 120 is summarized below. The SOG is removed from the
wafers by using a 5-minute BOE etch.
Push in at 800 C in N2
Ramp up to 1,000 C in N2
Soak for 15 minutes in N2
Ramp down to 900 C in N2
4.1.20 Backside Dry Etch
An electrical contact to the backside of the wafer is necessary for the
photodiode to operate. To make this contact the insulating polysilicon and nitride
layers that have been deposited must be removed from the backside of the
wafer. Before this can be done the device side of the wafers need to be
protected with resist. The resist is spin cast on the device wafers using the SVG
coat track with recipe 1 and a soft bake temperature of
125 C. The LAM 490
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Auto-etch is used along with the "Poly Etch" recipe for the dry backside etch.
"Poly Etch" is summarized below.
70 mTorr
30 seem of SF6
235 W of forward power
13 min etch
3,000 A/min Etch Rate
4.1.21 Ash
The Branson Asher and recipe EPD 4" is used to clear the resist off of the
device wafers. See section 4.1 .6 Ash for details.
4.1.22 Radio Corporation ofAmerica Clean
A RCA clean is performed in preparation for the next elevated thermal
step. See section 4.1.7 Radio Corporation ofAmerica Clean for details.
4.1.23 Photolithography Level 4
Photo level 4 patterns polyl to define the photodiode's polysilicon contact
and the TA. The standard resist coating process used for the other photo levels
will not sufficiently cover the topography that exists on the wafers at this point in
the fabrication process. Therefore, a thick resist must be used. ASPR 528 is
spin cast on the device wafers using the spin coater. The spin casting procedure
and program is given below results in a resist coating of -3.5 (am.
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Coating Program
1 . Time = 5 seconds, Ramp = 1 second, Spin Speed = 500 RPM
2. Time = 60 seconds, Ramp = 2 seconds, Spin Speed = 4,000 RPM
Coating Procedure
1 . Center device wafer on the vacuum chuck
2. Dispense a few drops of HMDS in the center of the wafer, cover, and run the
coating program.
3. Dispense a puddle of ASPR 528 the size of a half dollar in the center of the
wafer. Replace the cover, leaving only a slight opening, and run the coating
program.
4. Soft bake the wafers on the SVG develop track using develop recipe 8 and
hard bake recipe 1 with a temperature of 95 C.
The wafers are exposed to 195 mJ/cm2 of energy at a focus of 250 using the
GCA g-line stepper. The stepper job name is "Munger". Repeating step 4 from
above with a temperature of 115 C provides a beneficial post exposure bake.
Developing the device wafers on the SVG track using the SMFL standard recipe
completes the photo step. The topography did cause a problem during this photo
level. The deep Anchorl region in which the photodiode polysilicon contact
exists is 4 jam below the top of polyl. The resist at the bottom of the Anchorl
region is not sufficiently exposed because it is outside of the 3 jim depth of focus.
The remaining partially exposed resist causes the photodiode contact to be 10
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(am closer to the TA than designed, which cuts down on the maximum actuation
possible.
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Figure 27: Photolithography Level 4
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4.1.24 Polycrystalline Silicon Etch
The STS tool and recipe that were used to etch the silicon substrate (4.1 .4
Silicon Substrate Etch) are used again to etch polyl. The nearly vertical
sidewalls and the 100:1 selectivity to silicon over resist produce by the STS etch
result in an excellent transfer of the pattern from the developed resist to the
polysilicon.
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4.1.25 Ash
The Branson Asher and recipe EPD 4" is used to clear the photoresist off
of the device wafers. See section 4.1 .6 Ash for details.
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4.1.26 Release
A 1:1 by volume mixture of HF and HCI etches LTO faster than BOE and
is used for the release etch. It provides a lateral etch rate of roughly 3,600
A/min and an etch time of 60 minutes was sufficient for my design. It is
important to estimate how long this etch will take prior to the nitride LPCVD so
some nitride will remain after the release etch is finished. Nitride is etched at a
rate of 60 A/min by the 1:1 HF:HCI1 mixture.
The device wafers must be properly dried to prevent the polysilicon TA
from sticking to the substrate. Following the release etch the wafers are rinsed in
Dl water for 10 m. To ensure that the water is removed from underneath the TA
the wafers are submerged in methanol for 10 m. Methanol has a lower boiling
point than water that allows it to evaporate more quickly than water. The wafers
are removed from the methanol and placed in the Tegal Plasmaline 415 Asher
under vacuum to thoroughly dry the wafers. No ashing occurs during this drying
step.
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Figure 30: Release Etch
Figure 30 indicates that the nitride layer does not cover the entire field region.
This is a shortcoming of the simulation as it is not the case in reality.
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4.1.27 Sputter
An Aluminum-Silicon alloy is sputtered on the backside of the wafer to
provide a good electrical contact. The sputtering conditions provided below are
well established in the SMFL to produce a 7,500 A0 film.
5 mTorr of Argon
2,000 W of power to target
5 minutes pre-sputter
25 minutes sputter
4.2 Testing
All testing is done in RIT's Semiconductor Device Characterization
Laboratory.
4.2.1 Wafer Test Configuration
All testing is done on the Micromanipulator Company Model 6000 test
bench, which contains a microscope, wafer vacuum chuck, and a video camera.
The device wafer is placed on the vacuum chuck and is held in place by a
vacuum.
4.2.2 Electrical Test Configuration
The electrical test configuration consists of a power source, ammeter,
voltage meter, three wafer probes, Hewlett-Packard 4145A Semiconductor
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Parameter Analyzer, Data Pulse 106A Pulse Generator, and Tektronix 2430A
Digital Oscilloscope.
4.2.2.1 Thermal Actuator Test Configuration
Electrostatic potential across the TA and the current flowing through the
TA is needed to determine the power driving the TA. Wafer probes are
connected in series to a DC power source and are used to make electrical
connections to both sides of the TA. A voltmeter in parallel to the wafer probes
and an ammeter in series with the wafer probes determine the potential and
current respectively.
4.2.2.2 Photodiode Test Configuration
A wafer probe is used to make an electrical connection to the
n+
side of
the photodiode and the wafer vacuum chuck provides the electrical connection to
the backside of the wafer. These contacts are connected to SMU1 and SMU3 of
the HP 4145A Semiconductor Parameter Analyzer respectively.
4.2.3 Thermal Actuator Testing
4.2.3.1 Maximum Thermal Actuator Deflection
A major advantage of TA over other MEM actuation methods is that they
can provide large lateral deflections in the CMOS voltage and current regimes.
The maximum TA deflection is determined by observing the TA deflect through
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the microscope's 40X objective and increasing the DC power until the hot arm
experiences plastic deformation.
4.2.3.2 Thermal Actuator Deflection versus Power
In the process of determining the maximum thermal actuator deflection the
voltage drop across the wafer probes and the current through the TA are
recorded when the TA reaches 0, 0.5, 1.5, 2, 3, 3.5, 4.5, 5, 6, 6.5, 7.5, 8, and 9
\xm of deflection. These data points are used to create an empirical relationship
that can be used to predict the TA deflection.
4.2.3.3 Thermal Actuator Cyclic Fatigue
The lifetime of a TA is important factor in determining the viability of a
microsystem. To test the lifetime of the TA fabricated a 150-F TA is deflected
162,000 times by making contact to the TA with wafer probes, connecting them
to the Data Pulse 106A Pulse Generator, and sending a 6 ms pulse of current
with a .1 s period. The TA is tested for 2.5 h, 1 h, and 1 h with an 8, 9, 10 volts
applied respectively.
4.2.4 Photodiode Testing
Photodiode current-voltage characteristics can be observed by configuring
the wafer as described in sections 4.2.1 and 4.2.2.2 and using the HP 4145A
Semiconductor Parameter analyzer diode program. The diode is tested with
varying degrees of illumination.
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4.2.5 Microsystem Testing
The photocurrent is measured with the TA in its steady-state position and
again with the TA near its maximum deflection in order to see if a discernable
drop in the photocurrent occurs. A drop in the photocurrent would indicate that a
photodiode could be used to measure a TA's movement.
Chapter 4 References
1 P. Rai-Choudhury, "Handbook of Microlithography, Micromachining, and
Microfabrication Volume 2: Micromachining and
Microfabrication"
p. 72
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5 Results
5.1 ThermalActuator Test Results
Thermal actuation of the TA designed for maximum force was achieved.
The initial deflection for a TA was difficult to achieve and required a large amount
of power. Occasionally this resulted in the Hot Arm becoming permanently
bowed. The TA fabricated did not operate in the CMOS compatible voltage and
current regimes.
5.1.1 Maximum Thermal Actuator Deflection
9 |um was the maximum lateral deflection achieved by the 150-F, 200-F,
and 250-F TA. The photodiode polysilicon contact encroached on the maximum
TA deflection by 10 |im (as discussed in section 4.1.23) and therefore blocked a
TA from deflecting further.
5.1.2 Thermal Actuator Deflection versus Power
An empirical expression was developed to predict the 150-F TA deflection
based on the input power and is given below in
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Figure 31. Expressions for the other working TA were not developed because
they experienced erratic deflections. The expression below is for TA 1 50 nm in
length designed for maximum force.
Deflection v. Power for 150-F
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Figure 31: An empirical expression to describe the TA deflection versus
power is possible.
5.1.3 Thermal Actuator Cyclic Fatigue
After 162,000 deflections the 150-F TA did not display any change in its
initial position. The application of 8, 9, and 10 volts to the 150-F TA produced 3,
6, and 9 urn of deflection per cycle respectively.
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5.2 Photodiode Test Results
The N+P diodes fabricated functioned as photodiodes. An example of the
current created by a diode versus its diode voltage is provided in Figure 32. A
significant and relatively stable amount of photocurrent was produced by the
photodiode in the reverse bias region (-2 to 0 volts)
Photodiode Current v. Voltage
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Figure 32: Photodiode current versus voltage.
The photodiode's response to both
"digital"
and
"analog" illumination was
observed and is given in Figure 33 and Figure 34 respectively.
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Figure 33: The diode's response to a "digital" light source.
The light source was on during the periods of increaseing diode current
and while the current was stable close to -14 \xk. The light was off during the
periods of decreasing current and while the current was stable close to -5 mA.
The slow portion of the photodiode response is apparent in the curve at the
bottom of the photodiode's response to the light source being turned off. The
slow portion of a photodiodes response is caused by the EHP generated outside
of the SCR.
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Figure 34: The diode's response to an "analog" light source.
The light source intensity was increasing during the periods of increaseing
diode current and decreasing during the periods of decreasing diode current.
5.3 Microsystem Test Results
Attempts to determine the position of the thermal actuator based on
changes of the photodiode current were unsuccessful. Repeatable photodiode
current was not achieved as shown in Figure 35. Photodiode current
measurement was repeated six consecutive times without any changes in
conditions. The inability to achieve a consistent photodiode current made it
impossible to determine the TA position based on photodiode current.
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Figure 35: Photodiode current measurement repeatability test.
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6 Discussion
6. 1 ThermalActuator Test Results
Thermal Actuators were fabricated using a unique fabrication process.
The TA fabricated in the SMFL provides more lateral deflection than any other
MEMD created at RIT to date. However, not all of the TA designed functioned
properly. The gap between the hot and cold arms of the TA designed for
maximum deflection were too narrow to be resolved in the thick photoresist used
for the fourth photo level (see section 4.1.23) and those TA failed. Steps could
be taken in the future to fabricate working TA designed for maximum deflection in
the SMFL. They include:
1. Build the devices on
6"
wafers. This allows for the used of a photo tool with
finer resolution. However, this tool has a smaller depth of focus than the GCA
stepper and may not be suitable for MEMD with large topography.
2. Use a thinner LTO. Less topography would allow for a thinner resist coating
to be used during the fourth photo level, which may improve the resolution.
3. Use an ARC during photo level 4 to improve resolution.
The difficulties with the initial deflection for a TA could have been caused
by LTO that remained due to an incomplete release etch. The release etch could
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be extended with out sacrificing electrical isolation between the TA and the
substrate because over 800 A of nitride remains after the current release etch.
The ability of TA to operate in the CMOS compatible voltage and current
regimes is an advantage that TA have over other types of MEM actuators. I
believe that the TA fabricated here did not operate in the CMOS voltage and
current regime because they were not annealed as long and doped as heavily as
other fabrication processes that are successful in making CMOS compatible TA.
Caution was exercised on the side of a short anneal. Annealing long enough to
dope the bottom of the polysilicon was desired so an electrical contact to the
photodiode could be made, but an anneal beyond that which was necessary to
achieve this was not desired. The reason for the concern was that the further the
photodiode implant is driven in the worst the photodiode performs. I think a
longer anneal of the polysilicon could have been used to improve the TA
performance after seeing how well the photodiodes performed.
6.1.1 Maximum Thermal Actuator Deflection
The 9 |^m of deflection achieved by the TA is the largest ever recorded at
RIT. The distance available for deflection was shortened considerably by the
photodiode polysilicon contact. The polysilicon remained on the wafer because it
was protected by the photoresist at the bottom of the recess created by the
Anchorl via. The photoresist remained because it was outside the GCA
stepper's depth of focus and was not fully exposed. Two changes in the
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fabrication process could reduce or eliminate the undesired polysilicon thus
providing the room for increased maximum deflection.
Replacing the isotropic Anchorl etch with an anisotropic etch would
reduce the extent to which the polysilicon invades the deflection space. This
would decrease the region in which the photoresist could not be properly
exposed and would result in a polysilicon contact closer to its designed size.
Thinning the LTO film would reduce topography and bring the entire wafer
surface back with in the GCA stepper's depth of focus. Doing this would allow for
the polysilicon contact to be its proper size and allow for full TA deflection.
6.1.2 Thermal Actuator Deflection versus Power
Determining the deflection of a TA is more difficult for larger deflections
because the TA deflects in an arc and gets farther away from the deflection ruler.
The difficulty in reading the TA deflection is one of the reasons why the empirical
fit to the deflection data diverges significantly towards the extreme of TA
deflection. Another potential reason for the significant divergence of the
empirical fit is lingering LTO attached to the bottom of the TA that drags along
the substrate. Evidence of lingering LTO is the difficulty in the initial TA
deflection.
6.1.3 Thermal Actuator Cyclic Fatigue
No change in the steady state position of the TA occurred after 162,000
cycles. The Data Pulse 106A Pulse Generator was not capable of producing a
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pulse longer in duration than 6 ms. The short duration of the pulse made it very
difficult to determine the actual deflection created by the pulse.
6.1.4 Photodiode Test Results
The n+p photodiode responded as expected to the different illumination
conditions. It responded to analog illumination sources with analog photocurrent
output. It responded to digital illumination sources with nearly digital
photocurrent output. Detailed characterization of the photodiodes was not
necessary due to inconsistencies with the Hewlett-Packard 4145A
Semiconductor Parameter Analyzer.
6.1.5 Microsystem Test Results
Because the Hewlett-Packard 4145A Semiconductor Parameter Analyzer
did give consistent results it was not possible to determine if the microsystem
produces the desired results. Only with better equipment can the true output of
the microsystem be determined.
6.1.6 Design
Changes in the mask design may improve the TA performance and would
ease the difficulty encountered in testing the microsystem. Removing the
bossing trenches below the cold arm would reduce the substrate topography that
could have contributed to some of the erratic TA deflection. If the structural
strength that bossing provides is desired it should be created by a dimple photo
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level and BOE etch between the current third and fourth photo steps. Bossing of
the Cold Arm may not be necessary and a set of TA without bossing should be
included in the next mask design.
The polysilicon pads that were contacted to test the TA and photodiodes
were 100 \irr\ x 100 \xm in size. This size was very difficult to contact and larger
pads would make testing much easier and would result in less TA being
damaged while trying to make electrical contact.
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7 Conclusion
A microsystem integrating a solid-state device and a MEMD was
designed, fabricated, and tested in RIT's SMFL. It is the first time such a
microsystem has been created at RIT.
The microsystem was not able to determine the position of the TA. The
individual components of the microsystem, the TA and the photodiode, did work
individually and in concert. The exact reason the microsystem was not able to
determine the position of the TA is unknown, but there are indications that the
Hewlett-Packard 4145A Semiconductor Parameter Analyzer is not consistent
enough.
The N+P diode exhibited photodiode characteristics. It produced an
analog output when exposed to an analog illumination source and it produced a
nearly digital output when exposed to a digital illumination source.
The thermal actuators designed for maximum force deflected when a
sufficient voltage was applied to the fixed end of the TA. The thermal actuators
designed for maximum deflection did not work because the gap between the hot
and cold arm was too narrow to be resolved by the GCA stepper. An empirical
model was created to model the deflection of the 1 50-F TA. Test showed that
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the TA were able to be deflected 162,000 times by a pulse input and provide 9
lam of deflection.
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Appendix A: Thesis Proposal
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Thesis Proposal for Master of Science in Microelectronics
Engineering
Polycrystalline Silicon Thermal Actuators Integrated with
Photodetector Position Sensors
by
Kevin H. Munger
Microelectronic Engineering Department
Rochester Institute of Technology
Thesis Advisor:
Dr. Lynn Fuller
Committee Members:
Dr. Karl Hirschman
Dr. Risa Robinson
Abstract:
A thermal actuator (TA) is the thermal compliment of electrostatic
actuators. A TA has several advantages over other microactuation methods.
They can provide relatively large forces (^N) and large displacements (>10 jam)
at CMOS compatible voltages and currents. The main disadvantage of a TA is it
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large power consumption. A TA can be used in basic building-block MEM
devices such as stepper motors, optical-component positioners, and grippers.
The TA shown below in Figure 36 converts electrical energy into
mechanical via ohmic heating and deflects due to asymmetric heating. The
disparity in the widths of the Cold (wide) beam and the Hot (thin) beam causes
an uneven current density to flow through the TA when an electrical bias is
placed across the ends of the two beams. The higher current density in the Hot
beam causes it to expand, due to thermal expansion, more than the Cold beam.
This results in the sweeping of an arc in the plane of the wafer by the free end of
the TA. Figure 37 shows a TA in its electrically biased state.
Figure 36: Thermal actuator in the steady-state position.
Figure 37: Thermal actuator in biased state.
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I propose to design, develop a fabrication process, fabricate, and test
microsystems that integrate a polycrystalline silicon TA with a photodetector.
The microsystem uses a photodetector as a position sensor to indicate the TA
position in real-time. The process flow simulation will be accomplished using
Silvaco Athena Process Simulator as a part of the design process. Various
polycrystalline silicon TA will be fabricated in order to verify the effects of the
design parameters. The design parameters are the length and width of the Hot
Arm. The chip design will incorporate test structures to aid in the analysis of the
structures and photodiodes and will use the Mentor Graphics IC layout editor.
The design will not incorporate on-chip signal amplification. The fabrication
process used will incorporate standard integrated circuit technologies, processes
and standard surface micromachining processes. Optical and Scanning Electron
Microscope photographs of the devices will be taken after important processing
steps. Tests will include actuator position determination via photodetector
current, maximum deflection, photodiode current-voltage characteristics, and TA
cyclic fatigue. Video of the electrical testing will be taken. An empirical model of
the relationship between the deflection and the current will be developed.
Hardware:
RCA Bench Nanospec Blue M Oven
6" LPCVD Bruce Furnace Al Etch Apparatus
GCA Stepper Wafer Coating Track Phillips 525 SEM
Leitz Microscope Drytek Quad Alpha Step
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LAM Plasma Etcher Branson Asher 4 Point Probe
SRD Groove & Stain Tool CVC-601
HP 4145 Semiconductor Parameter Analyzer 410 RTP
Software:
Mentor Graphics - integrated circuit layout tools.
Silvaco Supreme - IC process simulator.
Prolith - Photolithography simulator.
Space:
No additional space is needed.
Proposed Timeline:
March:
- Create and simulate fabrication process flow. Design masks for
fabrication of thermal actuator with photodetector position sensor. Submit mask
designs for mask fabrication.
April-May:
- Complete the fabrication of the wafers.
June:
-- Test wafers and submit first draft of thesis.
July:
- Submit final draft of thesis.
Weekly updates will be given via e-mail.
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Date:
Kevin H. Munger
Lynn F. Fuller
Karl D. Hirschman
Risa J. Robinson
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Appendix B: Mask Design
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Figure 38: Total Mask Design
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Figure 39: Photolithography Level 1 Mask Design, Photodiode and Bossing
Regions.
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Figure 40: Photolithography Level 2 Mask Design, Photodiode Contact Via.
106
Figure 41: Photolithography Level 3 Mask Design, Anchorl
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Figure 42: Photolithography Level 4, Thermal Actuator and Photodiode
Contact
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Appendix C: Silvaco Athena Code
109
go athena
line x loc=0.00 spac=0.05
line x loc=3.0 spac=0.05
line y loc=0.00 spac=0.05
line y loc=1 .50 spac=0.05
init silicon boron resistivity=5.6 orientation=100 space.mult=1.0
structure outfile=lnitial_Substrate.str
tonyplot lnitial_Substrate.str
diffus time=13.5 temp=700 t.final=970 nitro press=1.00
diffus time=38 temp=970 dryo2 press=1.00 hcl.pc=0
diffus time=27 temp=970 t.final=700 nitro press=1 .00
structure outfile=Pad_Oxide_Growth.str
tonyplot Pad_Oxide_Growth.str
extract name="Pad
Oxide" thickness
material="SiO~2"
mat.occno=1 x.val=5
deposit photo thick=1.12
structure outfile=Photo_1_Coat.str
tonyplot Photo_1_Coat.str
110
etch photores start x=1 .0 y=0.00
etch cont x=2.0 y=0.00
etch cont x=2.0 y=-1 .25
etch done x=1 .0 y=-1 .25
structure outfile=Photo_1 .str
tonyplot Photo_1 .str
etch oxide start x=1 .00 y=0.20
etch cont x=2.00 y=0.20
etch cont x=2.00 y=-.20
etch donex=1.00y=-.20
structure outfile=Pad_Oxide_Etch.str
tonyplot Pad_Oxide_Etch.str
etch silicon start x=1.0 y=0.00
etch cont x=2.0 y=0.00
etch cont x=2.0 y=.4
etch done x=1.0 y=.4
structure outfile=STS_Etch.str
tonyplot STS_Etch.str
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implant phosphor dose=4.0e15 energy=36 tilt=0 rotation=0 crystal \ Iat.ratio1=1.0
Iat.ratio2=1.0
structure outfile=lmplant.str
tonyplot Implant.str
etch photores all
structure outfile=Photo_1_Ash.str
tonyplot Photo_1_Ash.str
diffus time=.2333 temp=700 t.final=702 nitro press=1.00
diffus time=.1167 temp=702 t.final=703 nitro press=1.00
diffus time=.2667 temp=703 t.final=705 nitro press=1.00
diffus time=.1 temp=705 t.final=706 nitro press=1.00
diffus time=.15 temp=706 t.final=707 nitro press=1.00
diffus time=.2333 temp=707 t.final=709 nitro press=1.00
diffus time=. 15 temp=709 t.final=710 nitro press=1.00
diffus time=2333 temp=710 t.final=712 nitro press=1.00
diffus time=.15 temp=712 t.final=713 nitro press=1.00
diffus time=.1 167 temp=713 t.final=714 nitro press=1.00
diffus time=.3 temp=714 t.final=716 nitro press=1.00
diffus time=.1333 temp=716 t.final=717 nitro press=1.00
diffustime=.15temp=717t.final=718 nitro press=1.00
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diffus time=. 1 1 67 temp=71 8 t.final=71 9 nitro press=1 .00
diffus time=.15 temp=719 t.final=720 nitro press=1.00
diffus time=. 1333 temp=720 t.final=721 nitro press=1.00
diffus time=.15 temp=721 t.final=722 nitro press=1.00
diffus time=.1667 temp=722 t.final=723 nitro press=1.00
diffus time=.1333 temp=723 t.final=724 nitro press=1 .00
diffus time=.3333 temp=724 t.final=726 nitro press=1 .00
diffus time=.1333 temp=726 t.final=727 nitro press=1.00
diffus time=.3 temp=727 t.final=729 nitro press=1.00
diffus time=1 temp=729 t.final=735 nitro press=1.00
diffus time=.15 temp=735 t.final=736 nitro press=1.00
diffus time=.1833 temp=736 t.final=737 nitro press=1.00
diffus time=.15 temp=737 t.final=738 nitro press=1.00
diffus time=.3333 temp=738 t.final=740 nitro press=1.00
diffus time=.2167 temp=740 t.final=741 nitro press=1.00
diffus time=.15 temp=741 t.final=742 nitro press=1.00
diffus time=.1667 temp=742 t.final=743 nitro press=1.00
diffus time=.1833 temp=743 t.final=744 nitro press=1.00
diffus time=.2 temp=744 t.final=745 nitro press=1.00
diffus time=.1667 temp=745 t.final=746 nitro press=1 .00
diffus time=.2167 temp=746 t.final=747 nitro press=1.00
diffus time=.2 temp=747 t.final=748 nitro press=1 .00
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diffus time=.1833 temp=748 t.final=749 nitro press=1.00
diffus time=.4 temp=749 t.final=751 nitro press=1.00
diffus time=1 .667 temp=751 t.final=759 nitro press=1 .00
diffus time=.2333 temp=759 t.final=760 nitro press=1.00
diffus time=.2 temp=760 t.final=761 nitro press=1.00
diffus time=.2333 temp=761 t.final=762 nitro press=1.00
diffus time=.2 temp=762 t.final=763 nitro press=1.00
diffus time=.2167 temp=763 t.final=764 nitro press=1.00
diffus time=.2333 temp=764 t.final=765 nitro press=1 .00
diffus time=.5 temp=765 t.final=767 nitro press=1 .00
diffus time=.2 temp=767 t.final=768 nitro press=1.00
diffus time=.2667 temp=768 t.final=769 nitro press=1.00
diffus time=.2333 temp=769 t.final=770 nitro press=1 .00
diffus time=1 .067 temp=770 t.final=774 nitro press=1 .00
diffus time=.25 temp=774 t.final=775 nitro press=1.00
diffus time=.2667 temp=775 t.final=776 nitro press=1 .00
diffus time=.3167 temp=776 t.final=777 nitro press=1.00
diffus time=.2833 temp=777 t.final=778 nitro press=1.00
diffus time=.3667 temp=778 t.final=779 nitro press=1.00
diffus time=.2833 temp=779 t.final=780 nitro press=1 .00
diffus time=.6666 temp=780 t.final=782 nitro press=1 .00
diffus time=.4833 temp=782 t.final=783 nitro press=1.00
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diffus time=.5 temp=783 t.final=784 nitro press=1.00
diffus time=.7833 temp=784 t.final=785 nitro press=1.00
deposit nitride thick=.4400
diffus time=.8667 temp=785 t.final=786 nitro press=1.00
diffus time=1.033 temp=786 t.final=787 nitro press=1.00
diffus time=1 .35 temp=787 t.final=788 nitro press=1 .00
diffus time=2.717 temp=788 t.final=789 nitro press=1.00
diffus time=2.75 temp=789 t.final=790 nitro press=1.00
diffus time=6.833 temp=790 t.final=791 nitro press=1.00
diffus time=8.2 temp=791 t.final=792 nitro press=1.00
diffus time=8.517 temp=792 t.final=793 nitro press=1.00
diffus time=59.38 temp=793 nitro press=1 .00
diffus time=.65 temp=793 t.final=792 nitro press=1.00
diffus time=.4 temp=792 t.final=790 nitro press=1.00
diffus time=.15 temp=790 t.final=789 nitro press=1.00
diffus time=.1333 temp=789 t.final=788 nitro press=1.00
diffus time=.1 temp=788 t.final=787 nitro press=1.00
diffus time=.1167 temp=787 t.final=786 nitro press=1.00
diffus time=.1 temp=786 t.final=785 nitro press=1.00
diffus time=.1 167 temp=785 t.final=784 nitro press=1 .00
diffus time=.2 temp=784 t.final=782 nitro press=1 .00
diffus time=.0833 temp=782 t.final=781 nitro press=1.00
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diffus t
diffus t
diffus t
diffus t
diffus t
diffus t
diffus t
diffus t
diffus t
diffus t
diffus t
diffus t
diffus t
diffus t
diffus t
diffus t
diffus t
diffus t
diffus t
diffus t
diffus t
diffus t
me
me
me
me
me
me
me
me
me
me
me:
me:
me:
me:
me:
me:
me:
me:
me:
me=
me=
me=
=.2 temp=781 t.final=779 nitro press=1.
.0667 temp=779 t.final=778 nitro
00
press=1 .00
=.3333 temp=778 t.final=774 nitro press=1 .00
=.15 temp=774 t.final=772 nitro press=1.00
A temp=772 t.final=771 nitro press=1.00
=.1333 temp=771 t.final=769 nitro press=1.00
=.1 temp=769 t.final=768 nitro press=1.00
:.15 temp=768 t.final=766 nitro press=1.00
=.1667 temp=766 t.final=764 nitro press=1.00
=.1333 temp=764 t.final=762 nitro press=1.00
=.0833 temp=762 t.final=760 nitro press=1.00
=.3167 temp=760 t.final=757 nitro press=1.00
:.15 temp=757 t.final=755 nitro press=1.00
=.0833 temp=755 t.final=754 nitro press=1.00
=.15 temp=754 t.final=752 nitro press=1.00
=.1667 temp=752 t.final=750 nitro press=1.00
.1333 temp=750 t.final=748 nitro press=1.00
.1 temp=748 t.final=747 nitro press=1.00
.15 temp=747 t.final=745 nitro press=1.00
.3333 temp=745 t.final=741 nitro press=1.00
.15 temp=741 t.final=739 nitro press=1.00
2333 temp=739 t.final=736 nitro press=1.00
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diffus time=. 1667 temp=736 t.final=734 nitro press=1.00
diffus time=.15 temp=734 t.final=732 nitro press=1.00
diffus time=.3333 temp=732 t.final=728 nitro press=1.00
diffus time=.1333 temp=728 t.final=726 nitro press=1.00
diffus time=25 temp=726 t.final=723 nitro press=1.00
diffus time=.0667 temp=723 t.final=722 nitro press=1 .00
diffus time=.0833 temp=722 t.final=721 nitro press=1.00
diffus time=.1333 temp=721 t.final=719 nitro press=1.00
diffus time=.0833 temp=71 9 t.final=71 8 nitro press=1.00
diffus time=.1667 temp=718 t.final=717 nitro press=1.00
diffus time=.2167 temp=717 t.final=713 nitro press=1.00
diffus time=.1667 temp=713 t.final=711 nitro press=1.00
diffus time=.15 temp=71 1 t.final=709 nitro press=1.00
diffus time=.1333 temp=709 t.final=707 nitro press=1.00
diffus time=.0833 temp=707 t.final=706 nitro press=1 .00
diffus time=.0667 temp=706 t.final=705 nitro press=1 .00
diffus time=.1 temp=705 t.final=704 nitro press=1.00
diffus time=.1333 temp=704 t.final=702 nitro press=1 .00
diffus time=.0833 temp=702 t.final=701 nitro press=1.00
diffus time=.0667 temp=701 t.final=700 nitro press=1.00
structure outfile=Nitride_Depositon.str
tonyplot Nitride_Deposition.str
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deposit photo thick=1. 12
structure outfile=Photo_2_Coat.str
tonyplot Photo_2_Coat.str
etch photores left p1.x=0.50
structure outfile=Photo_2.str
tonyplot Phot.o_2.str
etch nitride left p1 .x=0.50
structure outfile=Nitride_Etch.str
tonyplot Nitride_Etch.str
etch photores all
structure outfile=Photo_2_Ash.str
tonyplot Photo_2_Ash.str
deposit oxide thick=3.0
structure outfile=LTO_Depostion.str
tonyplot LTO_Depositon.str
deposit photo thick=1 .12
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structure outfile=Photo_3_Coat.str
tonyplot Photo_3_Coat.str
etch photores right p1.x=2.5
structure outfile=Photo_3.str
tonyplot Photo_3.str
etch oxide right p1 .x=2.50
structure outfile=Anchor1_Etch. str
tonyplot Anchor1_Etch.str
etch photores all
structure outfile=Photo_3_Ash.str
tonyplot Photo_3_Ash.str
deposit poly thick=4.0
structure outfile=Poly_Deposition.str
tonyplot Poly_Deposition.str
diffus time=10 temp=700 t.final=800 nitro press=1.00 c.phosphor=1.0e23
diffus time=15 temp=800 nitro press=1.00 c.phosphor=1.0e23
diffus time=20 temp=800 t.final=1000 nitro press=1.00 c.phosphor=1.0e23
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diffus time=15 temp=1000 nitro press=1.00 c.phosphor=1.0e23
diffus time=30 temp=1000 t.final=700 nitro press=1.00 c.phosphor=1.0e23
structure outfile=Poly_Dope+Anneal.str
tonyplot Poly_Dope+Anneal.str
deposit photo thick=3.4
structure outfile=Photo_4_Coat.str
tonyplot Photo_4_Coat.str
etch photores left p1 .x=0.5
structure outfile=Photo_4.str
tonyplot Photo_4.str
etch poly left p1 .x=0.5
structure outfile=Poly_STS.str
tonyplot Poly_STS.str
etch photores all
structure outfile=Photo_4_Ash.str
tonyplot Photo_4_Ash.str
etch oxide above p1.y=-.017029
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etch oxide left p1 .x=.5
rate.etch machine=HFHCI nitride a.h wet.etch isotropic=3600
etch machine=HFHCI time=0.5 hours
structure outfile=Release.str
tonyplot Release.str
quit
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